

FORM PTO - 1449

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO: ASC-044C1

APPLICANT(S): Fitzgerald et al.

SERIAL NO.: 10/611,739

FILING DATE: July 1, 2003

GROUP: 2818

U.S. PATENT DOCUMENTS

XAM. NIT.		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE APPROPRIATI	
1/4	A166	2002/0063292	05/30/2002	Armstrong et al.		1		
1	A167	2002/0190284	12/19/2002	Murthy et al.			12/30/1999	
	A168	2004/0007724	01/15/2004	Murthy et al.			07/12/2002	
	A169	2004/0014276	01/22/2004	Murthy et al.			07/16/2002	
	A170	2004/0070035	04/15/2004	Murthy et al.			07/23/2003	
	A171	2004/0084735	05/06/2004	Murthy et al.			07/23/2003	
	A172	2004/0119101	06/24/2004	Schrom et al.			12/23/2002	
	A173	2004/0142545	07/22/2004	Ngo et al.			01/17/2003	
	A174	2004/0173815	09/09/2004	Yeo et al.			03/04/2003	
	A175	5,089,872	02/18/1992	Ozturk et al.				
	A176	5,242,847	09/07/1993	Ozturk et al.				
	A177	6,228,694	05/08/2001	Doyle et al.				
	A178	6,235,568	05/22/2001	Murthy et al.				
	A179	6,281,532	08/28/2001	Doyle et al.				
	A180	6,326,664	12/04/2001	Chau et al.				
	A181	6,563,152	05/13/2003	Roberds et al.			12/29/2000	
	A182	6,605,498	08/12/2003	Murthy et al.			03/29/2002	
	A183	6,621,131	09/16/2003	Murthy et al.			11/01/2001	
	A184	6,657,223	12/02/2003	Wang et al.			10/29/2002	
1,	A185	6,703,648	03/09/2004	Xiang et al.			10/29/2002	
XI.	A186	6,743,684	06/01/2004	Liu			10/11/2002	

FORM PTO – 1449 SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT						ATTORNEY DOCKET NO.: ASC-044C1 APPLICANT(S): Fitzgerald et al. SERIAL NO.: 10/611,739 FILING DATE: July 1, 2003 GROUP: 2818							
					Ş								
			U.S	5. P.	ATENT I	OCUMI	ENTS						
				NAME			CLASS	SUB CLASS	4 444445(0)	NG DATE IF ROPRIATE			
				1	N PATEN								
EXAM. INIT.				1, 11, 5	OUNTRY ODE	CLASS	SUB CLASS	FILING DATE	ABSTI ONLY	40404040404	ENGLISH LANG (Y/N)		
			OTHER A	RT	, JOURN	AL ART	ICLES, I	TC.					
EXAM. INIT.	отн	ER DOCUMENT	S: (Including	g Au	thor, Title,	Date, Rele	vant Page	s, Place of	Publication	on)			
W	C98	Gannavaram, et a Source/Drain Tea Digest, (2000), p	chnology for s										
Ì	C99	Ge et al., "Proces International Elec	ss-Strained Si ctron Devices	(PS: Mee	S) CMOS T	echnology cal Digest,	Featuring (2003) pp	3D Strain F . 73-76.	ingineering	g," IEEI	3		
	C100		Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2003),										
	C101	Hamada et al., "A	. * . * . * . * . * . * . * . * . • . •		* . * . * . * . * . * . * . * . * . *		· . • . • . • . • . • . • . • . • . •	d MOS De	vices," <u>IEI</u>	EE Tran	sactions on		
	C102	Huang et al., "Iso Device Letters. V			•		Mobility in	Thin-Film	SOI Devic	es," <u>IE</u>	EE Electron		
	C103	Huang et al., "LO Devices, Vol. 44,	. * . * * . * . * . * . * . * . *	•.•.•.	• • • • • • • • • • • • • •		lm SOI De	vices," <u>IEF</u>	E Transact	tions on	Electron		
	C104	Huang, et al., "R Transistors with pp. 448-450.											
Dh	C105	lida et al., "Then mobility," Solid-						or bonded	wafer and e	ffects c	n electron		
EXAMIN	ER	1	> le			DATE CO	ONSIDER	ED	10/	120	04		

FORM	PTO -	1449				ATTORN	EY DOCI	CET NO.:	ASC-04	1C1		
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT						ATTORNEY DOCKET NO.: ASC-044C1 APPLICANT(S): Fitzgerald et al. SERIAL NO.: 10/611,739 FILING DATE: July 1, 2003						
				GROUP:	2818							
			U.S	PATE	I TI	осим	ENTS					
EXAM. DOCUMENT DATE NAME INIT. NUMBER				Œ	CLASS SUB FILING DA' CLASS APPROPRIA							
			FOREI	GN PA	EN	T DOCU	MENTS					
EXAM. INIT.		DOCUMENT NUMBER	DATE	COUNT	•	CLASS	SUB CLASS	FILING DATE	ABSTI	·.·.·.	ENGLISH LANG (Y/N)	
			OTHER AF	T IOI	DNI	AI ADT	ICI ES E	TC				
EXAM. INIT.	отні	ER DOCUMENTS	·						Publication	n)		
He	C106	Ito et al., "Mecha Design," <u>IEEE In</u>									ısistor	
	C107	Lochtefeld et al., NMOS via Mecha										
	C108	Ootsuka et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System on-a-Chip Applications," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-578.										
	C109	Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," <u>IEEE</u> <u>International Electron Devices Meeting Technical Digest</u> , (2002), pp. 27-30.										
	C110	Öztürk, et al., "Advanced Si _{1.x} Ge _x Source/Drain and Contact Technologies for Sub-70 nm CMOS," <u>IEEE</u> <u>International Electron Device Meeting Technical Digest</u> , (2002), pp. 375-378.										
	C111	Öztürk, et al., "Ul Germanium Tech pp. 77-82.										
	C112	Öztürk, et al., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., Vol. 717, (2002), pp. C4.1.1-C4.1.12.										
1	C113	Öztürk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si _{l-x} Ge _x Source/Drain Junctions for Nanoscale CMOS," <u>IEEE International Electron Device Meeting Technical Digest</u> (2003), pp. 497-500.										
Dle	C114	Shimizu et al., "L Enhancement," II							`````````````````````	'.'.'.'.'.'.'.',	`.' , '.'.',',','.'.'	
			\								217.000	

FORM PTO - 1449 SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT					ATTORNEY DOCKET NO.: ASC-044C1 APPLICANT(S): Fitzgerald et al. SERIAL NO.: 10/611,739 FILING DATE: July 1, 2003 GROUP: 2818							
			U.S	S. PATENT	DOCUM	ENTS						
EXAM. INIT.		DOCUMENT NUMBER	DATE	NAME			CLASS	SUB CLASS	FILING DATE			
			FORE	IGN PATE	NT DOCU	MENTS						
EXAM. INIT.		DOCUMENT NUMBER	COUNTRY	CLASS	SUB CLASS	DATE ONLY L			ENGLISH LANG (Y/N)			
			<u> Jakanian naman ya</u>	RT, JOUR								
EXAM. INIT.	OTH	ER DOCUMENT	S: (Includin	g Author, Tit	e, Date, Rel	evant Page	s, Place of	Publicati	on)			
the	C115	Thompson et al., 25, No. 4 (April			Featuring St	rained-Silic	on," <u>IEEE</u>	Electron I	Device L	etters, Vol.		
	 C116 Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layer of Cu Interconnects, Low k ILD, and 1 um² SRAM Cell," IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 61-64. C117 Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Loca Strain," IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941. 											
Dle	C118	Uchino, et al., "/ CMOS ULSIs,"										